Languages-Assembly Language [Hughes Placement]: Sample Questions 3 - 5 of 6

Get top class preparation for competitive exams right from your home: get questions, notes, tests, video lectures and more- for all subjects of your exam.

Question 3

Assembly Language
Edit

Write in Short

Short Answer▾

What is pipeline architecture?

Explanation

  • Pipeline architecture is used to increase the instruction throughput. A pipelined architecture processor will not wait for the result of previous operations; it fetches and starts to execute the next instruction. Here, the instruction cycle is broken up into a series called pipeline. These pipelines are executed in parallel and instructions concurrently.
  • Pipeline stages for RISC processors are,
  1. Instruction fetch
  2. Instruction decode and operand fetch
  3. Execute instruction
  4. Memory access
  5. Write back

Question 4

Assembly Language
Edit

Write in Short

Short Answer▾

If the cache access time is 1 nano seconds and main memory access time is 2 nano seconds and hit ratio is 0.9, then calculate the average access time.

Explanation

Relation between average access time, hit ratio, cache access time and memory access time is,

Where, Tavg = average access time

h = hit ratio

1 - h = miss ratio

Tc = cache access time

Tm = memory access time

Substituting values in equation (i) ,

Average access time is 1.1 nano seconds.

Question 5

Assembly Language
Edit

Write in Short

Short Answer▾

How many address are required for 4 kilo bytes of memory?

Explanation

8085 is a 8 bit processor, where data lines are 8 bits and address lines are 16 bits.

To address 64 kilo bytes of memory we need to use 16 address lines.

Same way, to address 32 kilo bytes of memory 15 address lines are used. Remaining 1 address line is used to enable the chip.

To address 16 kilo bytes of memory, 14 address lines are used.

To address 8 kilo bytes of memory, 13 address lines are used.

To address 4 kilo bytes of memory, 12 address lines are used.

Developed by: